

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION N	O.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/707,082	•	11/20/2003	Cheng-Sheng Lee	11690-US-PA	1081	
31561	7590	03/10/2006		EXAM	INER	
•		NTELLECTUAL PR	PHAM, LY D			
	-1, NO. 10 ELT ROAI	0 D, SECTION 2	ART UNIT	PAPER NUMBER		
TAIPEI,	100	- ,	2827			
TAIWAN				DATE MAILED: 03/10/2006 .		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application	ion No. Applicant(s)						
		10/707,08	32	LEE, CHENG-SHENG					
	Office Action Summary	Examiner		Art Unit					
		Ly D. Pha		2827					
Period fo	The MAILING DATE of this communication ap or Reply	pears on the	cover sheet with the c	orrespondence ad	dress				
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).									
Status									
1)🖂	Responsive to communication(s) filed on 09 I	February 200	<u>06</u> .						
•	This action is FINAL . 2b)⊠ This action is non-final.								
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the ments is								
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.								
Disposition of Claims									
4) 🖾	☑ Claim(s) 1-14 is/are pending in the application.								
	4a) Of the above claim(s) is/are withdrawn from consideration.								
5)	Claim(s) is/are allowed.								
6)⊠	Claim(s) <u>1-11</u> is/are rejected.								
•	Claim(s) <u>12-14</u> is/are objected to.								
8)	8) Claim(s) are subject to restriction and/or election requirement.								
Applicati	on Papers								
9) 🗌 .	The specification is objected to by the Examin	ier.							
10)⊠ The drawing(s) filed on <u>20 November 2003</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.									
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).									
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).									
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.									
Priority under 35 U.S.C. § 119									
12)⊠ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a)⊠ All b)□ Some * c)□ None of: 1.⊠ Certified copies of the priority documents have been received.									
	2. Certified copies of the priority documents have been received in Application No								
3. Copies of the certified copies of the priority documents have been received in this National Stage									
application from the International Bureau (PCT Rule 17.2(a)).									
* See the attached detailed Office action for a list of the certified copies not received.									
Attachment	r(s)	•							
1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413)									
2) Notic	e of Draftsperson's Patent Drawing Review (PTO-948)		Paper No(s)/Mail Da	ate	O 152)				
	nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08 r No(s)/Mail Date	3)	5) Notice of Informal P 6) Other:	atent Application (PTC	J-102)				
•	_								

Application/Control Number: 10/707,082 Page 2

Art Unit: 2827

DETAILED ACTION

Applicant's Amendment filed February 09, 2006 has been entered.
 Claims 1, 5, and 7 have been amended. New claims 12 – 14 have been added.

2. Claims 1 – 14 are pending.

Claim Objections

3. Claim 13 is objected to under 37 CFR 1.75(c), as being of improper dependent form for failing to further limit the subject matter of a previous claim. Applicant is required to cancel the claim(s), or amend the claim(s) to place the claim(s) in proper dependent form, or rewrite the claim(s) in independent form.

Claim 13 is indicated to be dependent from claim 7, and further comprising a second circuit block There is no "first" circuit block disclosed in claim 7, except in claim 12. It is believed that claim 13 was intended to be dependent from claim 12.

Response to Arguments

4. Applicant's arguments filed February 09, 2006 have been fully considered but they are not persuasive.

Contrary to the remarks, page 8, last paragraph, it appears that the disclosure of the instant application does not disclose any device or method for repairing defective memory cells either. According to the specification

Page 3

Art Unit: 2827

(paragraphs 0011), the "device for breaking the leakage current path for a memory array ..." is operated to disconnect power from being coupled to a defective memory cells. This however does not "repair" a defective cell. In fact, once a memory array is manufactured and included therein a defective cell, memory device with redundancy and ECC (error correction code) are usually implemented to "replace" the defective cell with a spare one, normally from redundant row or column. There is nowhere in the instant specification that discloses a device or method to turn a defective cell into an operable and working cell—by way of "repairing".

The foregoing establishes grounds for the claims rejection that follows.

Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35U.S.C. 102 that form the basis for the rejections under this section made in thisOffice action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 6. Claims 1, 2, 5, and 7 are rejected under 35 U.S.C. 102(e) as being anticipated by Sakimura et al. (US Pat 6,885,579 B2).

Art Unit: 2827

Regarding **claims 1 and 7**, Sakimura et al. disclose a device for breaking a leakage current path in a memory array within a memory device (figs. 4, 9, 10, 12a, 12b, or 13) comprising:

a column selection line adapted to select a column of a memory cell within a memory array (fig. 4, column select switches);

a row selection line adapted to select a row of the memory cell within the memory array (fig. 4, X-selector switches);

a sensing amplifier (read circuit 16, col. 13, lines 23 - col. 14, line 4. See also col. 5, lines 54 - 64); and

a switch device coupled to the memory cell, a power supply terminal, the sensing amplifier the column selection line and the row selection line (fig. 4, switch devices X-selector 11 and second Y-selectors 13),

wherein when both the column selection line receives a column turn-off signal and the row selection line receives a row turn-off signal (exemplary memory cell 2 in a non-selected state—not addressed), the switch device is turned off so that a power provided from the power supply terminal is not coupled to the memory cell (X-selector 11 and the second Y-selector 13, which are not connected to select memory cell 2—open—no closed path for leakage current from memory cell).

Regarding **claims 2 and 8**, Sakimura et al. also disclose the device for breaking the leakage current path of the claim 1 (col. 13, lines 23 – 37), wherein the switch device further comprises:

Application/Control Number: 10/707,082 Page 5

Art Unit: 2827

a first switch coupled to the memory cell, the power supply terminal and the column selection line (fig. 4, second Y-selector 13 couples to selected memory cell 2a, which couples the column selection line V2' to the corresponding column, second column from left, and also couples to receive Is from the first power supply line 14 through the memory cell 2a), wherein when the column selection line receives the column turn-off signal, the first switch is turned off so that the power is not coupled to the memory cell, and when the column selection line does not receive the column turn off signal, the power is coupled to the memory cell;

a second switch coupled to the memory cell, the power supply terminal and the row selection line (fig. 4, X-selector 11 couples the selected memory cell 2a to the first power supply line 14 through the corresponding row), wherein when the row selection line receives the row turn-off signal, the second switch is turned off so that the power is not coupled to the memory cell, and when the row selection line does not receive the row turn-off signal, the power is coupled to the memory cell.

As per **claim 5**, the method for breaking a leakage current path for a circuit having an array disclosed therein is considered inherent given the device as shown above and that the device also includes redundant circuit for substituting defective cells (col. 5, line 65 – col. 6, line 5, and col. 23, lines 6 – 19).

7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Page 6

8. Claims 4, 6, 10, and 11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sakimura et al. in view of Arimoto et al. (US Pat Pub 2003/0103368 A1).

Regarding **claims 4, 6, and 10**, Sakimura et al. disclose the device for breaking the leakage current path of claim 1, except wherein the column turn-off signal and the row turn-off signal are controlled by a stand-by signal. However, the feature is taught by Arimoto et al. (paragraph 0645).

Thus, it is considered obvious to one of ordinary skill in the art, at the time the invention was made, to incorporate the feature shown by Arimoto et al. to the disclosure by Sakimura et al., so that current consumed by leakage-defective memory cells can be reduced).

Regarding claim 11, although Sakimura did not clearly disclose the memory device of claim 7, wherein the memory array comprises a DRAM. The feature is however taught by Arimoto et al. also (paragraph 0036). Therefore, it would have been obvious to one of ordinary skill in the art, at the time the invention was made, to combine the feature taught by Arimoto et al. to the disclosure by Sakimura, so that leakage current due to defective memory cells in DRAM devices can also be reduced.

Art Unit: 2827

9. Claims 3 and 9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sakimura et al. in view of Marr (US Pat 6,707,707 B2).

Regarding claims 3 and 9, Sakimura et al. disclose the device for breaking the leakage current path of claims 2 and 8, except wherein each of the first switch and the second switch comprises a PMOS transistor or PMOSFET.

However, the use of PMOS/PMOSFET as power switch has been taught by Marr (fig. 4, PMOS 82).

Therefore, it is considered obvious to one of ordinary skill in the art, at the time the invention was made, to combine the feature shown by Marr to the specification disclosed by Sakimura et al., to allow signal control for high power switching purposes (col. 4, line 49 – col. 5, line 4).

Allowable Subject Matter

- 10. Claims 12 14 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims (provided that the objection in paragraph 3 is overcome).
- 11. The following is a statement of reasons for the indication of allowable subject matter:

The prior arts fail to teach or reasonably suggest the memory device of claim 7, further comprising a circuit block disposed between an original selection signal and the column selection line for controlling the original selection signal

Application/Control Number: 10/707,082 Page 8

Art Unit: 2827

and generating a final column selection signal from a stand-by signal and a fuse signal of the final column selection signal, wherein the circuit block is coupled to the column selection line.

Conclusion

- 12. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
- 13. A shortened statutory period for response to this action is set to expire 3 (three) months and 0 (zero) day from the date of this letter. Failure to respond within the period for response will cause the application to become abandoned (see MPEP 710.02(b)).
- 14. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ly D. Pham whose telephone number is 571-272-1793. The examiner can normally be reached on Monday-Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amir Zarabian can be reached on 571-272-1852. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/707,082

Art Unit: 2827

Page 9

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Ly D Pham C March 2, 2006

المسلول و والمالية المالية الم